FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-19-2004, 02:16 PM
ALuPin
Guest
 
Posts: n/a
Default SRAM Controller

Dear Sir or Madam,

I have some problems with implementing an SRAM controller.
At http://mitglied.lycos.de/vazquez78 (link SRAM Controller) there are shown
some plots.


My question:

As you can see the control sequence is WRITE READ NOP WRITE READ NOP ...
(clock period : 11.11ns)

When I go from WRITE to READ
OE_n becomes active whereas WE_n becomes inactive at
the same time.
(Note: In simulation assertion / deassertion of control signals etc. is
delayed by one clock cycle with regard to the state name ! )

The simulation shows that the read data are not correct.

What does go wrong? Is the control sequence not right that is
asserting OE_n and deasserting WE_n at the same time is not allowed?

Thank you very much for your help.

Kind regards
Reply With Quote
  #2 (permalink)  
Old 04-22-2004, 08:29 AM
ALuPin
Guest
 
Posts: n/a
Default Re: SRAM Controller

Hi,

please have a look at my homepage again.
I've put some additional colors in the plot to make it more clear.
Hope that helps to understand the problem.

I would appreciate your time and help.

Kind regards
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SRAM Controller Problems ALuPin FPGA 1 03-02-2004 03:27 PM
Xilinx microblaze : SRAM external mem controller Richard FPGA 3 11-21-2003 06:51 AM


All times are GMT +1. The time now is 09:42 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved