FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   FPGA (http://www.fpgacentral.com/group/forumdisplay.php?f=14)
-   -   SPI Problem (http://www.fpgacentral.com/group/showthread.php?t=58317)

Fizzy 04-11-2006 06:32 PM

SPI Problem
Hi all,

I am trying to connect a device (DEI 1067) to Virtex4 FX and having
problems to understand how to make this happen. This device
communicates over SPI. I read the data sheet for DEI 1067 but could not
get a lot out of it. Device data sheet is available at


Can sombuddy help me to translate that please.... I am not sure about
the setup and hold times. I have a simple code for SPI where master
clock is running at 60 MHz and i am driving 2 MHZ clock from master.
This 2 MHz clock is later used to clock received SPI data into register
with 1MHz clock (50% duty Cycle). I am having problems to understand
setup and hold times.


All times are GMT +1. The time now is 06:53 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved