FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-29-2006, 07:16 AM
Posts: n/a
Default Specifying a non connected port

Is there a way, when instantiating a module in Verlog, to specify that
a certain output port of the module was intentionally left not
connected ?

Currently I am using the following syntax:


but I do get a warning message (using ISE 8.1i).



Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Declaring an output as 'not connected' Joe Verilog 2 05-29-2006 06:47 AM
DVI connected to Virtex-4 Marco T. FPGA 2 05-27-2006 08:58 AM
Strange warning "WARNING:MapLib:701 - Signal P_GPIO_3 connected to top level port P_GPIO_3 has been removed." VSP FPGA 2 09-06-2005 04:53 PM
VHDL-Xilinx-Simulation (signal not connected to port) ? Jarek FPGA 1 12-28-2003 06:37 PM

All times are GMT +1. The time now is 07:17 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved