FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   FPGA (http://www.fpgacentral.com/group/forumdisplay.php?f=14)
-   -   Specifying a non connected port (http://www.fpgacentral.com/group/showthread.php?t=58769)

Jim 05-29-2006 07:16 AM

Specifying a non connected port
Is there a way, when instantiating a module in Verlog, to specify that
a certain output port of the module was intentionally left not
connected ?

Currently I am using the following syntax:


but I do get a warning message (using ISE 8.1i).



All times are GMT +1. The time now is 06:05 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved