FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-20-2009, 03:18 PM
Posts: n/a
Default Spartan 6 migration whitepaper points out some significant changes

A new white paper from Xilinx talks about migrating designs to the
new Spartan 6 series.


There are some architecture changes in this family that could affect
designs that use extended set/reset functionality of the current
Spartan 3 and older generations:

Asynchronous set and reset of the same flip-flop
Asynchronous set with initialization to 0
Asynchronous reset with initialization to 1

Apparently adding more flip-flops to a slice has reduced the
routing resources for set/reset functionality to each flip-flop.

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to get most significant bits qharz VHDL 2 06-23-2009 10:23 PM
FPGA-ASIC Migration Venkat FPGA 4 12-09-2008 05:20 PM
Migration from Spartan-2E to Spartan-3E Stefan Tillich FPGA 8 10-02-2006 01:41 PM
Migration Altera APEX20KE to ??? Manfred Balik FPGA 3 09-15-2005 07:03 AM
Significant periods in Periodogram (threshold) Michalis DSP 1 09-08-2004 06:54 AM

All times are GMT +1. The time now is 12:28 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved