FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-26-2004, 11:40 PM
Brad Smallridge
Posts: n/a
Default Simulation Tool with Video Display

Does any development IDE have a video output tool?

The simulation tool should allow large amounts of video
data to be seen in one view. The data could be in
different formats with different line/blanking signals.
YCrCb color format would also be advantageous.
For me right now color isn't an issue.

Simple use would be to click on Video_In and
you would see a screen with your video input file,
and then write something like this, for example,
if Video_In > Threshold then
Video_Out <= 200;
Video_Out <= 40;
end if;
and then if you click on Video_Out, you would see
your thresholded video image, or any other video
processing you might be working on. Verilog would
be OK too.

Brad Smallridge

Reply With Quote
  #2 (permalink)  
Old 06-28-2004, 03:38 AM
Allan Herriman
Posts: n/a
Default Re: Simulation Tool with Video Display

On Sat, 26 Jun 2004 15:40:40 -0700, "Brad Smallridge"
<[email protected]> wrote:

>Does any development IDE have a video output tool?

Not directly, but you can write some behavioural code in your test
bench to capture the video and write it into a memory. Use the
scripting facility of your simulator to read the contents of the
memory and write it to a bitmap in a popup window. I know Modelsim
can do this; I've seen it. (Note: this only works in the (expensive)
versions of Modelsim that support Tk.)

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
$50 Verilog Simulation tool [email protected] Verilog 0 07-31-2005 08:08 AM
Video Scan Conversion Rate - Camera Input to DVI Display Output Scott Connors FPGA 9 12-11-2003 03:12 AM
Hex display with Quartus simulation Pratip Mukherjee FPGA 1 10-27-2003 02:25 AM

All times are GMT +1. The time now is 05:36 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved