FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-13-2004, 08:06 AM
ALuPin
Guest
 
Posts: n/a
Default Simulation model for UTMI available ?

Hi @ all,

I am designing an USB2.0 application and I would like
to simulate the interface to an USB2.0 Transceiver.
Are there simulation models available for USB2.0 Transceivers? (Cypress, SMSC...)

Thank you very much.

Best regards
Andrés V.
G&D
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
CPU Model for Co-simulation akineko Verilog 1 10-13-2008 04:16 PM
SD/MMC card Simulation Model Stephen Williams Verilog 5 11-23-2006 11:28 AM


All times are GMT +1. The time now is 08:34 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved