FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-11-2006, 12:52 PM
vssumesh
Guest
 
Posts: n/a
Default simulation of DCM blocks

Hi all,
I am designing a hadware which use clk and 2xclk. I am planning to
use DCm block in the V4 to get the 2x clock. But the board is not yet
available. So i thought to proceed with the post PAR test. Synthesized
the a DCM block in which clk0 is fedback to clkfb through a bufg.
generated post par simulation model using ISE 7.1. And simulated it on
model sim with libraries X_DCM_ADV.v etc attached. But the clk0 and
clk2x gives a flat '1' output not clock. Why is this behaviour. Is it
possible to simulate the DCM behaviour ??
Sumesh V S

Reply With Quote
  #2 (permalink)  
Old 04-11-2006, 01:39 PM
vssumesh
Guest
 
Posts: n/a
Default Re: simulation of DCM blocks

I got it correctly problem was applied active low reset. Locked after
some 30 clk cycles. The lock pin is high but the edges of the clkin and
clk1x and clk2x are at different time. Why it is like that. Is this the
problem with the simulation.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Specify Blocks Pankaj Golani Verilog 1 08-31-2004 12:51 PM
Specify Blocks....Need help Steve Hamm Verilog 0 08-25-2004 02:18 AM
Specify Blocks Pankaj Golani Verilog 0 08-19-2004 07:12 AM
Specify Blocks Pankaj Golani Verilog 0 08-19-2004 07:12 AM
Blocks RAM in HandelC Gerardo Sosa FPGA 3 10-21-2003 12:05 PM


All times are GMT +1. The time now is 07:38 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved