FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-05-2006, 01:09 PM
Juan
Guest
 
Posts: n/a
Default Simulating EDIF from DK with Xilinx ISE waveform analyzer

Dear all:

When I generate an EDIF from Handel-C in DK3.1, I want simulate it with
Xilinx ISE waveform analyzer, but always the output signals appear with
the "U" (undefined) value (I test it creating a schematic symbol from
EDIF with the edif2sym tool). This problem also exists using modelsim
waveform analyzer.

With older Xilinx Foundation 4 this problem doesn't appear (in this
version, the schematic symbol is generated from EDIF as menu option in
the schematic tools).

For example, I've used the following code for testing purposes:

//Test
/*========================================*/
/**** Xilinx Virtex V2000E-6/7/8-BG560 ****/
/*========================================*/
set clock = external_divide 3;
unsigned int 1 x_init;
interface bus_in (unsigned int 1) init()
with {data={"A27"}};
unsigned int 5 x_result;
interface bus_out () result (unsigned int 5 OutPort=x_result)
with {data={"B25","C28","C30","D30","A3"}};
unsigned int 1 x_end;
interface bus_out () end (unsigned int 1 OutPort=x_end)
with {data={"D9"}};
/*========================================*/
void Algorithm(void) {
unsigned int 5 cont;
cont = 0;
while(cont<15) {
cont++;
}
x_result=cont;
}
/*========================================*/
void main(void)
{
x_end=0;
while(x_end==0)
{
x_init=init.in;
if(x_init==0) {
x_result=28;
}
else {
Algorithm();
x_end=1;
}
}
}
/*========================================*/

Does anybody have the same problem? Can anybody help me?
Thanks a lot.

Best regards,

--
Juan A.
University of Extremadura
Spain

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
simulating Xilinx cores FPGA Verilog 0 03-13-2008 10:27 PM
edif version generated by xilinx ISE 6.2 Hassan Atat FPGA 1 07-13-2005 12:35 PM
Xilinx's interp on EDIF properties Brannon King FPGA 4 06-26-2004 07:01 AM
Re: EDIF input to Xilinx ISE Brannon King FPGA 1 08-25-2003 09:40 PM


All times are GMT +1. The time now is 03:47 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved