FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-19-2009, 12:21 PM
Posts: n/a
Default Shannon limit

Dear All

Could you help me :

How calculate BER far from Shannon Limit ????

"Bit-Error Rate (BER) performance that is within ????? db of the
Shannon Limit"?

and how calculate gab of degree distribution from the shannon limit ?

the degree distributions from LDPC codes, which have performance gap
from the
Shannon limit, about.........؟؟؟؟؟؟؟؟
Reply With Quote
  #2 (permalink)  
Old 11-19-2009, 06:34 PM
Posts: n/a
Default Re: Shannon limit



Is a good place to start for an overview.

It took me roughly 1 year of graduate studies, after my 4 years as an
undergraduate, to "master" communications theory. I think that is

If you have no background in communications theory, I suggest you
start by reading Shannon's two papers:

1. A Mathematical Theory of Communication
2. Communication in the presence of noise

Starting there, it should probably take you less than two years to get
to the latest codes (Shannon's limits apply to the best possible
coding, but there is no known way to derive, or construct a best
possible code - other than trial and error), and no more than another
year to understand MIMO systems ... and so on.

Once you think you know something, design and build communications
system, and plot the Eb/No, and see if it matches what you designed.
If you get that far, you probably know enough to be very dangerous.



Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
About Shannon Limit zoncolan DSP 1 05-26-2008 07:09 PM
QAM Shannon Limit? Davy DSP 4 03-05-2006 06:26 PM
shannon capacity limit elite DSP 25 12-31-2005 08:07 PM
Approach Shannon limit at what BER? Davy DSP 2 04-20-2005 08:58 AM
Shannon limit question Richard Owlett DSP 2 02-05-2005 04:25 PM

All times are GMT +1. The time now is 09:33 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved