FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-27-2007, 01:30 PM
Ved
Guest
 
Posts: n/a
Default Selecting I/O pins

Hi,
I was recently asked in an interview that what points you will
consider while selecting the I/O pins in FPGA ?

One thing which came to my mind was :
1) considering board aspect that the pins corresponding to peripherals
should near to that peripheral so as to minimize the routing delay
in PCB.

2) pin should be compatible to the I/O type of peripheral device, i.e.
LV_TTL, LC_CMOS etc.

Were my points valid ?
Any other points are welcome.

Regards

Reply With Quote
  #2 (permalink)  
Old 10-27-2007, 03:33 PM
John Retta
Guest
 
Posts: n/a
Default Re: Selecting I/O pins

Hi -

[3] Some I/O pins are
- Input Only
- Lack IOB FFs
- Dedicated clk input
- For DRAM interfacing there may be specific pins reserved for
specific signals

[4] In some families (Spartan 3/3E), only 2.5 V Differential signaling
supported, not 3.3 V. The important corallarys are : Banks
which contain dfferential signaling must have VCO tied to 2.5, and
this precludes single ended 3.3V signals from being used in that bank.

Sometimes the subtleties of IO are overwelming, and vary slightly from
family to family. One thing I try to do before a pwb is sent out for the
first time, is to code the I/O for the final pin selection, and synthesize.
This is pretty easy, will be the first thing done when coding anyway, AND
allows you to view the generated report files for any possible bad. or
more likely, non-optimal pin assignments.

There is a section in the .mrp file and in the .pad file which should be
reviewed to ensure what you want is what you got.

--
Regards,
John Retta
Owner and Designer
Retta Technical Consulting Inc.

Colorado Based Xilinx Consultant

email : [email protected]
web : www.rtc-inc.com


"Ved" <[email protected]> wrote in message
news:[email protected] oups.com...
> Hi,
> I was recently asked in an interview that what points you will
> consider while selecting the I/O pins in FPGA ?
>
> One thing which came to my mind was :
> 1) considering board aspect that the pins corresponding to peripherals
> should near to that peripheral so as to minimize the routing delay
> in PCB.
>
> 2) pin should be compatible to the I/O type of peripheral device, i.e.
> LV_TTL, LC_CMOS etc.
>
> Were my points valid ?
> Any other points are welcome.
>
> Regards
>



Reply With Quote
  #3 (permalink)  
Old 10-27-2007, 04:53 PM
David Spencer
Guest
 
Posts: n/a
Default Re: Selecting I/O pins


> Any other points are welcome.


I would have mentioned something about in an ideal world making sure you can
achieve timing closure before committing to a PCB. These days, the effect of
I/O location on design performance is much, much less significant than it
was, say, ten years ago - largely because of better and faster on-chip
routing, but if you are pushing the limits then the I/O selection can make
all the difference.

Of course, since it was an interview question, the "right" answer would
probably some talked about working as a team with the PCB layout people and
choosing a pin-out that is acceptable to both groups.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Paper about selecting fixed point bit widths? [email protected] FPGA 3 10-25-2007 08:48 PM
SV: selecting range of chars from a string? mrfirmware Verilog 3 10-11-2007 10:20 PM
Selecting between two clock signals David Lamb FPGA 10 09-03-2003 05:51 PM
Re: Selecting wire or trireg at runtime Avrum Verilog 0 07-08-2003 06:45 PM


All times are GMT +1. The time now is 01:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved