FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-19-2004, 05:06 PM
Adarsh Kumar Jain
Guest
 
Posts: n/a
Default Rocket IO Transceiver : Loss of Sync Signal Always high

Hi,
I am trying to simulate a receiver using the Xilinx Virtex 2 Pro Rocket IO
transceiver, but after the reset, the LOSS_OF_SYNC signal goes high and
stays there. I use the 8b/10b decoding but even after detecting a K
character, the transceiver does not get byte synchronized with the incoming
serial stream.
Is there any other logic I will need to achieve the sync ?
Does anyone have any examples ?
Thanks in advance for any help.
Cheers,
Adarsh


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
4Tips To Maximize Your Weight Loss farnson Verilog 0 07-27-2008 09:13 AM
Analyising time delay and power loss Shiv Verilog 0 06-28-2008 12:21 PM
Why wouldn't this infer a flop with async reset and sync enable fpgabuilder Verilog 3 02-28-2006 05:22 AM


All times are GMT +1. The time now is 01:47 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved