FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-30-2006, 04:22 PM
Ed
Guest
 
Posts: n/a
Default reverse from jedec to abel

I have some very old jedecs for a 22v10 that I would like to back
compile into
abel logic equation files. Any ideas ? Thanks

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Decompiler for GAL JEDEC fusemap azcycle FPGA 2 05-13-2004 01:00 AM
from jedec to schematic ?? blisca FPGA 0 10-11-2003 08:54 AM


All times are GMT +1. The time now is 04:10 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved