FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-03-2004, 10:47 PM
Posts: n/a
Default Response to [email protected] on high level simulation

Andre, You posted an article saying you want to simulate your design but you
have components that can not be easily reproduced by models. Give
SeaHDL/SimHDL a try at http://etherdesign.tripod.com. It was originally
intended for people doing radio DSP. The design is done is a "C-like" code
with VERILOG extensions. It then outputs a VERILOG file and a schematic. The
schematic is imported to a simulator which can simulate RF signals, noise,
multipath, etc. It lets you see the design in a hierarchical format, browze
and plot out any nodes in the design.

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
High level modeling with SystemVerilog [email protected] Verilog 5 06-15-2007 05:57 PM
Release of SPARK C-to-VHDL Parallelizing High Level Synthesis tool S Gupta Verilog 0 12-28-2003 07:04 PM

All times are GMT +1. The time now is 05:24 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved