FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-02-2006, 07:10 AM
Posts: n/a
Default RESET pin on NIOS II processor

Hi all,

I have a problem driving the RESET pin on a NIOS II processor. I expect
that when I pull LOW
this pin, the NIOS II processor makes a reset. But this is not true,
instead it reaches an
unstable condition.

Obviously, I make something of wrong, but where ? Do you have
experienced my same
situation ?

Best Regards


Reply With Quote
  #2 (permalink)  
Old 05-02-2006, 07:45 PM
Posts: n/a
Default Re: RESET pin on NIOS II processor

I can't say for the NIOS, but most of Altera's megawizard functions use
an active-high clear, not an active-low. I would suggest inverting (or
removing inversion from) the signal, and see if it works properly.

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Minimum allowed clock frequency for Nios 2 processor (Stratix 2) Sunny FPGA 10 06-24-2005 08:01 AM
NIOS II power-on reset Alessandro Strazzero FPGA 2 03-24-2005 07:59 AM
Nios reset behavior tns1 FPGA 4 07-17-2004 06:52 PM
increase NIOS processor clock speed on APEX20K200E device J-Wing FPGA 3 12-08-2003 09:03 PM

All times are GMT +1. The time now is 11:52 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved