FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-29-2007, 06:18 PM
dartanian
Guest
 
Posts: n/a
Default registers are not shown in waveform (xilinx microblaze)

Hello fpga community

I try to compile a testbench in order to observe the waveforms of the
registers of microblaze. The problem is that i cannot see any set of
MicroBlaze register waves (32 assigned mb registers) after the
generation of the waveform screen (compile, simulate, run.. ).

Initializing a project in EDK, input microblaze and memory type ip's
and trying to input adress values to be inserted from memory into
Microblaze processor. I follow the standard procedure.. compiling,
generating addresses - libraries - netlist, assign drivers, and
heading to simulation through modelsim. Rest of waveforms are there
(sets of mb, opb, lmb, debug, bram...). Can anyone provide me some
help.

Thank you very much in advance.

Reply With Quote
  #2 (permalink)  
Old 10-30-2007, 12:33 AM
Mike Treseler
Guest
 
Posts: n/a
Default Re: registers are not shown in waveform (xilinx microblaze)

dartanian wrote:

> I try to compile a testbench in order to observe the waveforms of the
> registers of microblaze. The problem is that i cannot see any set of
> MicroBlaze register waves (32 assigned mb registers) after the
> generation of the waveform screen (compile, simulate, run.. ).


"Free" vendor IP is usually provided as a black box netlist.
Unless I buy the source code, or write my own, all I can see
is the top port pins.

-- Mike Treseler
Reply With Quote
  #3 (permalink)  
Old 10-30-2007, 09:33 AM
Göran Bilski
Guest
 
Posts: n/a
Default Re: registers are not shown in waveform (xilinx microblaze)

Hi,

Even if you had the source code it could be difficult to see the actual
register file since it's implemented using LUTRAMs.
The register file is spread out in 64 primitives.

I usually just look at the trace signals on MicroBlaze.
There are signals for when MicroBlaze is writing a new value to the register
file (the value, which register...)
There is plenty of information in the trace signals to get a clue on what
MicroBlaze is doing.
The signals are described in the MicroBlaze reference guide.

I use these signals when I simulate and when I debugging in target using
ChipScope.

Göran Bilski


"dartanian" <[email protected]> wrote in message
news:[email protected] ups.com...
> Hello fpga community
>
> I try to compile a testbench in order to observe the waveforms of the
> registers of microblaze. The problem is that i cannot see any set of
> MicroBlaze register waves (32 assigned mb registers) after the
> generation of the waveform screen (compile, simulate, run.. ).
>
> Initializing a project in EDK, input microblaze and memory type ip's
> and trying to input adress values to be inserted from memory into
> Microblaze processor. I follow the standard procedure.. compiling,
> generating addresses - libraries - netlist, assign drivers, and
> heading to simulation through modelsim. Rest of waveforms are there
> (sets of mb, opb, lmb, debug, bram...). Can anyone provide me some
> help.
>
> Thank you very much in advance.
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
reg is shown in waveform window of QuestaSim6.2b Andreas Ehliar Verilog 2 10-21-2008 11:15 AM
warning 1780 shown while synthesis, in xilinx 6.3i ankur FPGA 1 09-05-2007 04:30 PM
Xilinx 8.1i: Testbench waveform from VHDL netlist does not work ?? Mahmoud FPGA 0 01-18-2006 12:13 PM
Simulating EDIF from DK with Xilinx ISE waveform analyzer Juan FPGA 0 01-05-2006 01:09 PM
Troubles when mapping registers into microblaze address space Marco FPGA 2 08-13-2005 05:25 PM


All times are GMT +1. The time now is 01:42 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved