FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-10-2006, 03:13 PM
gretzteam
Guest
 
Posts: n/a
Default Register Map coding style

Hi,
What is the best way to code a register map in a SOC? We have something
like 15 different cores that all have a bunch of modes and flags that
are accessible through the i2c and spi port. Should you bring all those
register in a central module and use a simple read/write bus from the
i2c module? Or should you keep them in their respective module and use
a global read/write bus (then i guess you need one data bus per module
unless you tristate on chip).

Any other idea? I'm just wondering what people do in general.
Thanks,
Dave

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
What's you faviourate coding style? solotim Verilog 5 06-29-2007 07:25 AM
Coding style FPGA 3 01-04-2006 08:58 AM
Coding style Verilog 5 01-03-2006 06:43 PM
synthesizable vhdl coding style sam FPGA 2 02-19-2005 01:38 AM
Verilog 2001 coding style question Marco Lazar Verilog 1 01-22-2004 10:49 PM


All times are GMT +1. The time now is 04:13 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved