FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-24-2006, 08:28 AM
Guest
 
Posts: n/a
Default regarding memories using megafunction wizard(altera)

Hi all,
i am currently working on altera FPGAs,when i was trying to generate a
memory using megafunction wizard,in the options it is registering both
inputs and outputs of the memory,and i have the option of
not-regestering the output.But as the input is registered when i use
the component it is not giving the expected value.Can anyone tell me
how to disable the option of not registering he inputs.

waiting for reply,

Thank you,


Regards
Ramakrishna

Reply With Quote
  #2 (permalink)  
Old 04-24-2006, 11:40 AM
Guest
 
Posts: n/a
Default Re: regarding memories using megafunction wizard(altera)

Hi Ramakrishna,

as far as I know it is not possible to
disable the input registration.

Rgds
André

Reply With Quote
  #3 (permalink)  
Old 04-24-2006, 07:16 PM
John_H
Guest
 
Posts: n/a
Default Re: regarding memories using megafunction wizard(altera)

<[email protected]> wrote in message
news:[email protected] oups.com...
> Hi all,
> i am currently working on altera FPGAs,when i was trying to generate a
> memory using megafunction wizard,in the options it is registering both
> inputs and outputs of the memory,and i have the option of
> not-regestering the output.But as the input is registered when i use
> the component it is not giving the expected value.Can anyone tell me
> how to disable the option of not registering he inputs.
>
> waiting for reply,
>
> Thank you,
>
>
> Regards
> Ramakrishna


Is the address value already registered? One thing the Synplify synthesizer
will do for an asynchronous style memory is provide a registered output for
a live address *or* a live data for a registered address.

If you can come up with your next-cycle's address one cycle early, the
*required* address register can "look like" the live address you otherwise
wanted.

Once you know that the address *must* be registered, designing for that
requirement is pretty simple.

If your address is going to be one of 2 values and you can't make the
decision of which one immediately, a single-port RAM could be implemented as
a dual-port with the two different addresses with the choice of read data
coming up after the actual read.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Altera's Megafunction altaccumulator Christos FPGA 4 02-14-2005 01:46 PM
Is Atmel producing Altera EPCS memories??? Jedi FPGA 11 02-10-2005 07:52 PM
Altera LVDS Transceiver Megafunction - ALTLVDS - question vadim FPGA 1 09-01-2004 07:44 PM
clock enable multicycle doesn't work with altera altshift_taps megafunction Wilhelm Klink FPGA 1 08-15-2004 03:31 AM
Altera DEMUX Megafunction - does it exist ? vadim FPGA 1 07-21-2004 03:10 PM


All times are GMT +1. The time now is 06:55 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved