FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-08-2004, 05:50 PM
Nick
Guest
 
Posts: n/a
Default Readbackn on Virtex II Pro devices

Hi everybosy,

I was wondering whether the distributed/block selectRAM+ readback
facility can be perfomed on a single block at a time, or does it have
to be performed on all blocks?

Similarly, can the memory configuration read back be performed in
sections or does it have to be done on the whole memory?

Thanks

Nick


Reply With Quote
  #2 (permalink)  
Old 01-09-2004, 07:29 PM
Chen Wei Tseng
Guest
 
Posts: n/a
Default Re: Readbackn on Virtex II Pro devices

Nick,

Readback is performed on a frame basis. A Column, (CLB/IO/BRAM) contains
many frames, and a frame covers many CLBs (or LUT RAMs if you line them
up vertically). Please take a look at XAPP138/151 for more information.

Regards, Wei

Nick wrote:
> Hi everybosy,
>
> I was wondering whether the distributed/block selectRAM+ readback
> facility can be perfomed on a single block at a time, or does it have
> to be performed on all blocks?
>
> Similarly, can the memory configuration read back be performed in
> sections or does it have to be done on the whole memory?
>
> Thanks
>
> Nick
>
>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Altera Devices Maciek FPGA 4 09-03-2003 09:53 AM


All times are GMT +1. The time now is 03:16 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved