FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-06-2004, 09:17 PM
Turquesa
Guest
 
Posts: n/a
Default readback spartan2e

I am working with a spartan2e and i wish readback the register, not my
configuration, i read that is posible, i am using iMPACT and it have a
option READBACK, but is always disenable.
Any help is welcome
thanks, Silvia
Reply With Quote
  #2 (permalink)  
Old 01-06-2004, 10:21 PM
Chen Wei Tseng
Guest
 
Posts: n/a
Default Re: readback spartan2e

Hi Silvia,

Are you trying to readback the current value stored in the register?
Currently, iMPACT supports reading back and verifying through BSCAN
interface. To capture the current value in the register, you'll have to
instantiate the capture block. You can learn more about this in XAPP138.

Also, you may want to contact the Xilinx hotline support for detailed
current work arounds solutions using iMPACT/XSVF player to capture the
desired register values.

Regards, Wei
Xilinx Applications

Turquesa wrote:
> I am working with a spartan2e and i wish readback the register, not my
> configuration, i read that is posible, i am using iMPACT and it have a
> option READBACK, but is always disenable.
> Any help is welcome
> thanks, Silvia


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
spartan2e block ram error Thomas FPGA 0 07-07-2003 10:10 AM
Spartan2E + PCI Uwe Bonnes FPGA 2 07-06-2003 07:44 PM


All times are GMT +1. The time now is 04:22 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved