FPGA Central

References: <[email protected]>
In-Reply-To: <[email protected]>
Content-Type: text/plain; charset=ISO-8859-15
Content-Transfer-Encoding: 7bit
Lines: 21
Message-ID: <[email protected]>
Organization: Arcor
NNTP-Posting-Date: 10 Nov 2005 12:08:32 MET
NNTP-Posting-Host: 8fafde03.newsread2.arcor-online.net
X-Trace: DXC=0mCiCGa\TN<OjE[7VlJ2<0Q5U85hF6f;4jW\KbG]kaM8Q>n?D9BSA]<JEg?cgS;^F5kBlBfiO`8l4C<_GTgNXBb4
X-Complaints-To: [email protected]
Xref: number1.nntp.dca.giganews.com comp.arch.fpga:99848

Frank schrieb:
> I am outputting a data with a clock 12.5MHz, which will latch the data
> into external chip whose input delay is unknown.
Other posters helped you with your suggested approach. But I doubt that
what you are trying to do is neccessary.

Whtat do you men by input delay? If data is clocked into a device
usually there are two important parameters: Setup and hold time.
It should be possible to find out what these are for your device. If you
give us a part number maybe someone even knows the values.

Also, for virtually all devices that I know of both parameters are an
order of magnitude smaller than 40ns. Therefore if you register the data
at the opposite edge of your clock you are very likely meeting both
requirements.

Also, hold times tend to be very small. Probably smaller than the Tco
parameter of the FPGA. If this is true you can achieve a simpler design
by registering the data with the same clock edge for both devices.

Kolja Sulimma