FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-24-2004, 02:22 PM
Joji John
Guest
 
Posts: n/a
Default Re: SHARC 21062/21060 link port implementation on Virtex 2 FPGA

Hi,
I would also appreciate ideas.
THanx.

--
end
Plain text reduces head-aches!!
" Cogito ergo, sum"
Joji John ([email protected])
www.angelfire.com/ma3/joji
www.geocities.com/nansung444
Joji John <[email protected]> wrote in message news:...
>
> Hi all,
> I need to know if any of you have implemented a SHARC link port on
> above- mentioned FPGA. If so what tools did U use?
> Any info and direction will be gratefuly accepted.
> --
> end
> Plain text reduces head-aches!!
> " Cogito ergo, sum"
> Joji John ([email protected])
> www.angelfire.com/ma3/joji
> www.geocities.com/nansung444
>
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SHARC 21062/21060 link port implementation on Virtex 2 FPGA Joji John FPGA 1 02-24-2004 03:46 PM
Interface Between National Semi Channel Link TX AND Virtex-II Mark FPGA 0 10-01-2003 07:57 AM


All times are GMT +1. The time now is 03:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved