FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-08-2003, 10:15 PM
Ray Andraka
Posts: n/a
Default Re: scaling fixed point fft

You didn't mention the radix of each stage. Divide by 4 is too much if
it is a radix2 butterfly. If it is radix 2, the gain is at most 2, not
4. The max output from an FFT occurs when all the input energy falls
into one output bin, which implies the input is a pure sinusoid with a
frequency that is an integer multiple of the sample time. If the input
is white noise, the output signal energy is going to be spread evenly
among all the output bins, in effect dividing the input signal by N. As
you can see, this results in a fairly wide dynamic range. If you know
the nature of your input, you can scale accordingly. If not, you need
to either carry extra bits or you can use dynamic scaling such as a
block floating point scheme.

Bob wrote:

> Hello,
> I have constructed a 256 pt complex fft. My scaling is causing
> problems as the outputs from each stage are divided by 4 to avoid
> overflow. The input data and the twiddle factor coeffs are 16 bits
> wide (Q15). My problem is that when the data arrives at the last two
> butterfly stages of the FFT, it is non-existant, due to all the
> scaling beforehand. All inputs to these stages are zero. Thus I get
> nothing at the output.
> How can I work around this?
> Many thanks
> Bob

--Ray Andraka, P.E.
President, the Andraka Consulting Group, Inc.
401/884-7930 Fax 401/884-7950
email [email protected]

"They that give up essential liberty to obtain a little
temporary safety deserve neither liberty nor safety."
-Benjamin Franklin, 1759

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
fixed point multiplier and divider shwetika Verilog 2 07-31-2008 10:07 AM
VHDL-like fixed-point in Verilog? Guenter Dannoritzer Verilog 10 01-09-2008 04:16 PM
Fixed point signed multiplication algorithm praveen FPGA 3 07-11-2003 09:02 PM

All times are GMT +1. The time now is 06:19 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved