FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-03-2004, 12:18 AM
glen herrmannsfeldt
Guest
 
Posts: n/a
Default Re: Metastablility

Peter Alfke wrote:


> Metastability occurs in daily life: at a 4-way intersection, in any
> situation where conflicting inputs must be resolved and the arguments for
> both sides are perfectly balanced. "Take the right road or the left road"
> and while arguing about the advantages, you end up in the ditch....
> Let Condelezza testify or not...


Once driving out in the middle of nowhere (cornfields in Illinois)
three cars came to a four way stop at (almost) exactly the same
time. It took a long time to figure out who should go first.

It does make a good, everyday life, example...

-- glen

Reply With Quote
  #2 (permalink)  
Old 04-03-2004, 04:49 AM
Symon
Guest
 
Posts: n/a
Default Re: Metastablility

...and no matter what you do, the problem still exists! Traffic lights don't
fix it, UK roundabouts don't! There are always those 'should I stay or
should I go' moments. cheers, Syms.
> Once driving out in the middle of nowhere (cornfields in Illinois)
> three cars came to a four way stop at (almost) exactly the same
> time. It took a long time to figure out who should go first.
>
> It does make a good, everyday life, example...
>
> -- glen
>



Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Metastablility Brian Philofsky FPGA 1 04-03-2004 12:33 AM
Re: Metastablility john jakson FPGA 0 04-01-2004 12:58 AM


All times are GMT +1. The time now is 11:56 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved