FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-17-2004, 01:10 PM
Martin Schoeberl
Guest
 
Posts: n/a
Default Re: JOP on Spartan-3 Starter Kit

>> > > This thread turns out into a contest to build the fastest JOP
> version.
>> > > Choose an FPGA vendor of your choice and optimize HDL and tool
>> > > settings.
>> > > Maybe Martin should donate one of his boards to the winner ;-)
>> >
>> > OK, that's a good idea!
>> > Here's the contest in two categories:
>> > The smallest JOP in LC/LE count.
>> > The fastest JOP in turn of fmax.


And the WINNER of the ACEX FPGA board is: Kolja!

He changed the multiplier and suggested changes in the ALU (stack.vhd).
These two changes with a little bit of optimization by myself resulted in
a saving of 136 LCs (with default synthesizer options).
The suggestion from Paul for the Quartus settings reduced the area by another
130 LCs or 184 LCs (minimize Area). However, Koljas VHDL changes reduce
the area in the Cyclone and Spartan-3 version of JOP.

To Paul: I hope you can accept this decision. And it makes more sense to send
an ACEX board to a Xilinx user than to an Altera employee ;-)

To Kolja: Please drop me a note with your address.

The results of JOP on Cyclone and Spartan-3 (both fastest speed grade):

Cyclone, opt. for speed: 1800 LCs, fmax: 100MHz
Cyclone, opt. for area: 1746 LCs, fmax: 98MHz
Spartan-3, opt. for speed: 1844 LCs, fmax: 83MHz
Spartan-3, opt. for area: 1689 LCs, fmax: 74MHz

If you need a very small JOP core you can implement the multiplier and the
barrel shifter in software. Without the uart and the timer this results in
1077 LCs (at 98MHz) in the Cyclone.

Martin

PS.: The optimized versions of JOP are uploaded on the website.
----------------------------------------------
JOP - a Java Processor core for FPGAs:
http://www.jopdesign.com/


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
JOP on Spartan-3 Starter Kit Martin Schoeberl FPGA 36 10-11-2004 02:30 AM
spartan 3 starter kit Urban Stadler FPGA 1 10-07-2004 11:02 AM
Spartan 3 Starter Kit and ISE WebPACK Kroko FPGA 11 09-04-2004 11:36 AM
Problems With Spartan 3 Starter Board Dave FPGA 1 08-30-2004 07:17 AM
Spartan 3 Starter Kit VHDL 7 segment LED driver Symon FPGA 0 08-10-2004 08:57 PM


All times are GMT +1. The time now is 05:40 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved