FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-28-2004, 09:05 AM
Thomas Bartzick
Guest
 
Posts: n/a
Default Question to TBUS-Placement in SPARTAN3 again!

Good morning!

For my own consideration, please:

Is it correct that:

1.) TBUF-elements are not available in SPARTAN3 (physically)?
2.) I cannot make use of TBUF-library elements, also Webpack ISE 6.x
is not producing an error?
3.) I can use behavioural descriptions with 'Z'-strengths? The
synthesis tool is transforming them to logic regardless if I give the
option "-tristate2logic yes/no"?
4.) I can use external (I/O)-TBUFS.

Ok, well thank you for your good support at all!

Thomas.
Reply With Quote
  #2 (permalink)  
Old 10-28-2004, 09:27 AM
Antti Lukats
Guest
 
Posts: n/a
Default Re: Question to TBUS-Placement in SPARTAN3 again!

"Thomas Bartzick" <[email protected]> wrote in message
news:[email protected] m...
> Good morning!
>
> For my own consideration, please:
>
> Is it correct that:
>
> 1.) TBUF-elements are not available in SPARTAN3 (physically)?
> 2.) I cannot make use of TBUF-library elements, also Webpack ISE 6.x
> is not producing an error?
> 3.) I can use behavioural descriptions with 'Z'-strengths? The
> synthesis tool is transforming them to logic regardless if I give the
> option "-tristate2logic yes/no"?
> 4.) I can use external (I/O)-TBUFS.
>
> Ok, well thank you for your good support at all!
>
> Thomas.


1 there are no TBUF inside the S3 FPGA fabric
3 you can use 'z' its converted to muxes, but better to avoid using 'z'
4 you can use tristate iobuf of course

Antti


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Placement vs Map in 6.2i, sp3 Simon FPGA 3 09-10-2004 08:53 AM
Automatic Placement algorithm, help needed Chris Jones FPGA 1 02-26-2004 07:36 PM
Relative placement constraints in VHDL for Virtex multipliers Jack Stone FPGA 1 07-25-2003 10:12 PM


All times are GMT +1. The time now is 01:28 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved