FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Question regarding EDK

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

04-02-2005, 07:01 PM

[email protected]

Guest

Posts: n/a

Question regarding EDK

While creating a new design using EDK,
in ADD/EDIT CORES -> PORTS tab
Signals can be separated into external ports and internal ports. Does
anyone know of any document which explains this?

All these ports are internal or external with respect to what??? Which
signals should you call internal and which signals should be called
external???

Please help.

Bookmarks

« 10 Compelling Reasons USANA Should be Your Opportunity of Choice | Question regarding EDK »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

All times are GMT +1. The time now is 12:11 PM.