FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-02-2005, 07:29 PM
Guest
 
Posts: n/a
Default Question regarding EDK

While creating a new design using EDK,
in ADD/EDIT CORES -> PORTS tab
Signals can be separated into external ports and internal ports. Does
anyone know of any document which explains this?

All these ports are internal or external with respect to what??? Which
signals should you call internal and which signals should be called
external???

Please help.

Reply With Quote
  #2 (permalink)  
Old 04-02-2005, 11:19 PM
Guest
 
Posts: n/a
Default Re: Question regarding EDK

Thanks, that was helpful.

Milind

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 02:46 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved