FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-01-2004, 09:06 AM
A Day & A Knight
Guest
 
Posts: n/a
Default Question on partial reconfiguration flow...Must use EDIF flow?

Hi, there:

I am a little confused with the partial reconfiguration flow.

In the Active module implementation, I found that I must use the *.NGO file.
However .NGO file is only
available when I use EDIF file as input, and XST cannot produce EDIF file.

Does it mean I have no choice but to use something other than XST (e.g.
Synplicity) to synthesize my designs?

ngdbuild -p xc2v250-fg256-4 -modular module -active iq_gen
.../../top1/initial/sig_gen.ngo

Best Regards,
Kelvin




Reply With Quote
  #2 (permalink)  
Old 01-03-2004, 03:01 PM
A Day & A Knight
Guest
 
Posts: n/a
Default Re: Question on partial reconfiguration flow...Must use EDIF flow?

Hi, there:

I managed to use NGC file to replace NGO and a single ISE6.1 Webpack can do
a partial reconfiguration now. Thank you for your postings.

Best Regards,
Kelvin







"A Day & A Knight" <[email protected]> wrote in message
news:[email protected]
> Hi, there:
>
> I am a little confused with the partial reconfiguration flow.
>
> In the Active module implementation, I found that I must use the *.NGO

file.
> However .NGO file is only
> available when I use EDIF file as input, and XST cannot produce EDIF file.
>
> Does it mean I have no choice but to use something other than XST (e.g.
> Synplicity) to synthesize my designs?
>
> ngdbuild -p xc2v250-fg256-4 -modular module -active iq_gen
> ../../top1/initial/sig_gen.ngo
>
> Best Regards,
> Kelvin
>
>
>
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
flow based networks viji_sandy Verilog 0 10-28-2005 05:32 PM
flow based networks viji_sandy Verilog 0 10-28-2005 05:32 PM


All times are GMT +1. The time now is 10:12 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved