FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-25-2007, 10:03 PM
Rebecca
Guest
 
Posts: n/a
Default Question about the clocks power in XPower.

Hello, All,
T the clocks power results given by the XPower are always 0 when I
tested my designs. But there must be some clock power consumption. If
an EDK generated project which contains a MicroBlaze is analyzed, the
clocks power is about 80mw.
I think I must omit something here. It seems like the synthesis
doesn't know that my input clk is a clock signal. Where should I give
the information and how?


Thank you very much,
Rebecca

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Dynamic power estimation using Xpower mahshid FPGA 2 08-25-2007 08:54 AM
xpower : logic power=0 Pasacco FPGA 3 10-28-2005 06:56 PM
Xpower - Clock Power Mukesh FPGA 6 09-28-2004 12:38 PM
Power calculation using Xpower praveen FPGA 5 12-02-2003 10:32 AM


All times are GMT +1. The time now is 09:48 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved