FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-04-2005, 04:45 AM
Paul Solomon
Guest
 
Posts: n/a
Default Quartus II 4.2 Incremental Systhesis

Hi,

I am currently using the evaluation open-core FIR compiler and NCO compiler
in the design and when I use these I am not able to perform incremental
synthesis. Does anyone know if you can perform incremental synthesis with
these cores once the cores are licensed? as synthesis steps are taking
upwards of 20-30 minutes at the moment and it is becoming quite painful not
having incremental systhesis.


Regards,

Paul Solomon


Reply With Quote
  #2 (permalink)  
Old 08-04-2005, 11:49 PM
Ben Twijnstra
Guest
 
Posts: n/a
Default Re: Quartus II 4.2 Incremental Systhesis

Hi Paul,

> I am currently using the evaluation open-core FIR compiler and NCO
> compiler in the design and when I use these I am not able to perform
> incremental synthesis. Does anyone know if you can perform incremental
> synthesis with these cores once the cores are licensed? as synthesis steps
> are taking upwards of 20-30 minutes at the moment and it is becoming quite
> painful not having incremental systhesis.


You _should_ be OK with the licensed cores as well. The only difference
between the licensed and the unlicensed version is the Big Counter that
will shut the core down after an hour.

Better yet, in Quartus II 5.0 (out since June - why are you still on 4.2?)
you should also be able to do incremental P&R of your design.

This last bit may or may not cost you a bit of performance as the design
optimization is hindered by the fitting boundaries, but it should save you
loads of time between iterations.

Best regards,



Ben

Reply With Quote
  #3 (permalink)  
Old 08-05-2005, 08:26 PM
Subroto Datta
Guest
 
Posts: n/a
Default Re: Quartus II 4.2 Incremental Systhesis

Hello Paul and Ben,

In Quartus II 4.2 you will need a license for your encrypted core so
that you can compile it successfully with Incremental Compilation. This
restriction will be removed in Quartus II 6.0.

Alternatively in Quartus II 5.0 if you do not have a license one can
use Incremental Compilation and set all PARTITION_SOURCE settings to
POST_SYNTHESIS for the core.

Hope this helps,
Subroto Datta
Altera Corp.


Ben Twijnstra wrote:
> Hi Paul,
>
> > I am currently using the evaluation open-core FIR compiler and NCO
> > compiler in the design and when I use these I am not able to perform
> > incremental synthesis. Does anyone know if you can perform incremental
> > synthesis with these cores once the cores are licensed? as synthesis steps
> > are taking upwards of 20-30 minutes at the moment and it is becoming quite
> > painful not having incremental systhesis.

>
> You _should_ be OK with the licensed cores as well. The only difference
> between the licensed and the unlicensed version is the Big Counter that
> will shut the core down after an hour.
>
> Better yet, in Quartus II 5.0 (out since June - why are you still on 4.2?)
> you should also be able to do incremental P&R of your design.
>
> This last bit may or may not cost you a bit of performance as the design
> optimization is hindered by the fitting boundaries, but it should save you
> loads of time between iterations.
>
> Best regards,
>
>
>
> Ben


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Incremental Compilation in Quartus 4.2 [email protected] FPGA 2 06-02-2005 05:25 AM
Incremental Comilation in Quartus 4.2 [email protected] FPGA 0 05-27-2005 09:59 PM
ISE Toolflow : hardmacro, incremental or modular Daniel FPGA 14 01-09-2005 04:34 PM
Secret to SignalTapII Incremental Build?.... Kenneth Land FPGA 3 08-24-2004 02:31 AM


All times are GMT +1. The time now is 06:22 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved