FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-01-2005, 01:09 PM
Martin Schoeberl
Guest
 
Posts: n/a
Default Quartus db issue

I was now searching for an error in my design for hours....
As a last try I removed the folder db in the quartus project
folder, compiled again and -- voila, the design worked!

Weird!

BTW: I'm invoking Quartus in batch mode from a Makefile.
Anyone had similar experiences?

Martin


Reply With Quote
  #2 (permalink)  
Old 12-01-2005, 02:17 PM
Subroto Datta
Guest
 
Posts: n/a
Default Re: Quartus db issue

Hi Martin,

This problem was reported by the Altera applications group on Monday
this week and we will have a fix ready. This global patch which is
undergoing testing will be made available by Friday noon and a link will
also be posted here. This problem is seen if you are compiling a design
which has encrypted IP. This affects Nios II designs and four of the
communications cores. In the meantime delete the db directory. This problem
only affects Quartus II 5.1. Earlier versions of Quartus are not afected.

We apologize for any inconvenience this may have caused.

- Subroto Datta
Altera Corp.





"Martin Schoeberl" <[email protected]> wrote in message
news:[email protected]. ..
>I was now searching for an error in my design for hours....
> As a last try I removed the folder db in the quartus project
> folder, compiled again and -- voila, the design worked!
>
> Weird!
>
> BTW: I'm invoking Quartus in batch mode from a Makefile.
> Anyone had similar experiences?
>
> Martin
>
>



Reply With Quote
  #3 (permalink)  
Old 12-01-2005, 03:22 PM
Martin Schoeberl
Guest
 
Posts: n/a
Default Re: Quartus db issue

> This problem was reported by the Altera applications group on Monday this week and we will have a fix ready. This global patch
> which is undergoing testing will be made available by Friday noon and a link will also be posted here. This problem is seen if you
> are compiling a design which has encrypted IP. This affects Nios II designs and four of the communications cores. In the meantime
> delete the db directory. This problem only affects Quartus II 5.1. Earlier versions of Quartus are not afected.
>
> We apologize for any inconvenience this may have caused.


Hi Subroto,

thanks for the reply. I've added a 'rm -r db' in my Makefile ;-)
However, my design does not used any encrypted IP, just plain
VHDL files.

Martin


Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Synthesis issue kb33 Verilog 4 08-16-2007 04:42 PM
Simulation issue [email protected] Verilog 12 07-25-2007 06:02 PM
issue rik Verilog 3 09-15-2006 05:21 AM
Timing Violation Quartus "__Z" issue [email protected] FPGA 0 09-09-2005 12:28 AM


All times are GMT +1. The time now is 11:55 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved