FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-08-2004, 09:28 AM
sunil
Guest
 
Posts: n/a
Default Quantization levels of received symbol for viterbi decoder

i am designing viterbi decoder. i have one problem. i am doing 3bit
quantiser for quantizing the received symbols(noise addedsymbols). but
my problem is from which number to which number i have to take as
quantization level. either from 0 to 7 or -3 to 4. depending on those
the branch metric is varying. which will give minimum metric as best
metric. i am planning to calculate hamming distance.
if any body have the idea on this please mail me.
thank u.
bye
Reply With Quote
  #2 (permalink)  
Old 01-15-2004, 03:59 PM
Oleg
Guest
 
Posts: n/a
Default Re: Quantization levels of received symbol for viterbi decoder

[email protected] (sunil) wrote in message news:<[email protected] om>...
> i am designing viterbi decoder. i have one problem. i am doing 3bit
> quantiser for quantizing the received symbols(noise addedsymbols). but
> my problem is from which number to which number i have to take as
> quantization level. either from 0 to 7 or -3 to 4. depending on those
> the branch metric is varying. which will give minimum metric as best
> metric. i am planning to calculate hamming distance.
> if any body have the idea on this please mail me.
> thank u.
> bye


Hi,
I am designing the same as you. If you plane to use Hamming distance
then definitely use [0:7]. I have tested it and compared with Matlab's
Viterbi.
Good luck
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Viterbi Decoder path memory using Block RAM Ved P Singh Verilog 0 04-29-2005 06:09 AM
help for Viterbi decoder design sunil FPGA 1 01-02-2004 06:23 PM


All times are GMT +1. The time now is 12:23 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved