FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-27-2009, 07:57 PM
Posts: n/a
Default Python code accessing the Altera Virtual JTAG instances (via urJTAG)


I have just published the code, which accesses the Virtual JTAG instances
in the Altera FPGAs, in the fully Open Source environment (Python+urJTAG).

The archive is available here:

It contains the Python code, and the simple VHDL code, which allows just
enumeration of the Virtual JTAG instances, and then blinking the leds via
the JTAG DR register...

However this code may be easily extended to more serious things...
I hope that someone may find it usefull.
BR, Wojtek
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Accessing ModelSim Environment variables in Verilog code Nju Njoroge FPGA 3 03-25-2006 03:26 AM
Virtual Computer Corporation (VCC) Virtual Workbench VW300 Derek Simmons Verilog 2 08-30-2004 03:23 PM
Virtual Computer Corporation (VCC) Virtual Workbench VW300 Derek Simmons VHDL 0 08-01-2004 05:55 AM
Virtual Computer Corporation (VCC) Virtual Workbench VW300 Derek Simmons FPGA 0 08-01-2004 05:55 AM
Code for accessing CF cards on Cyclone dev.board Jeroen FPGA 2 11-14-2003 03:18 AM

All times are GMT +1. The time now is 11:11 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved