FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-12-2003, 04:39 PM
Morten Leikvoll
Guest
 
Posts: n/a
Default Putting TNM on a FF inside vhdl

When i use the syntax:
attribute TNM of flop: signal is "test";

The TNM is attached to the output *net* of flop. I want to attach the TNM to
the *flipflop* itself (like I do on the schematics by attatching TNM on the
symbol) I also tried portmapping like this:

component FD
generic
(
TNM:STRING:="test"
);
port
(
D : in std_logic;
C : in std_logic;
Q : out std_logic
);
end component;

....and use this for my flop, but this TNM disappeared totally. Am I doing
something wrong?
Does anyone know how to do this properly?

Thx



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
reg assignment inside task [email protected] Verilog 1 04-04-2008 12:07 AM
About classes inside interfaces [email protected] Verilog 1 10-20-2007 07:32 AM
Can DesignWare instantiate inside a function? [email protected] Verilog 3 10-10-2007 10:31 AM


All times are GMT +1. The time now is 01:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved