FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-26-2008, 04:51 PM
Guest
 
Posts: n/a
Default PSpice model for Virtex-II Pro

Hi,

I need to perform some Spice simulations for a Virtex-II Pro FPGA. I
downloaded the HSpice files from Xilinx' web site, but it turns out
those are only for the input-output pins. What I need to do is to find
out what a signal looks like after going through the look-up tables.

Is there a way I can get spice models for those? As a matter of fact,
if only I can roughly figure out the values for the various parameters
in the CMOS model, I believe I should be fine. For instance, right now
I am using the model I included below. The values for VTO, KP, GAMMA
etc.. are not representative of the Virtex-II fabrication process. How
can I find some of these values for the specific FPGA I am using? I
don't even need all of the parameters, just some of the major ones.

Any help would be greatly appreciated!
Best,
Berk

This is the model that I am using right now:

..model cmosn nmos level = 1 VTO = 0.77 KP = 7.7e-5 GAMMA =
0.71 PHI = 0.73 LAMBDA = 0.0625 TOX = 3e-8 LD = 2e-7 U0 =
670 NSUB = 2e16 CGDO=1.6908E-10 CGSO=1.6908E-10
CGBO=5.0932E-10 CJ=2.8901E-04 MJ=5.3532E-01 CJSW=1.4790E-10
MJSW=1.0000E-01 PB=9.9000E-01
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Problem with Virtex-4 IBIS model dudesinmexico FPGA 7 10-22-2008 01:49 AM
DDR Simulation Model [email protected] FPGA 13 08-16-2007 02:53 PM
Xilinx' encrypted HPICE models in PSPICE Melanie Nasic FPGA 3 12-15-2005 06:56 PM
Xilinx FPGA - Behaviorial Model Transferred Instead of Place-and-routed Model Chloe FPGA 4 12-07-2005 07:15 AM
Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II) Bruce FPGA 2 08-16-2004 04:26 AM


All times are GMT +1. The time now is 12:14 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved