FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-10-2006, 05:03 PM
Guest
 
Posts: n/a
Default PROM files: build .bin for daisy chain on the fly

Currently we use iMpact to create daisy-chain .bin file for our
motherboard populated with plug-in cards, each with its own XC3S500E.
The plug-in cards configuration can be changed on the field so the bin
image must also be regenerated for the new configuraion. We need to
build a new daisy chain .bin file inside our embedded system. I was
trying to understand the file structure but all the descriptions of the
bitstream structure I found in application notes don't correspond to
the files generated by iMpact.

Has anyone tried to build daisy-chain .bin file programmatically out
from single-device .bin files? Thanks.

Reply With Quote
  #2 (permalink)  
Old 07-10-2006, 05:13 PM
Antti
Guest
 
Posts: n/a
Default Re: PROM files: build .bin for daisy chain on the fly

[email protected] schrieb:

> Currently we use iMpact to create daisy-chain .bin file for our
> motherboard populated with plug-in cards, each with its own XC3S500E.
> The plug-in cards configuration can be changed on the field so the bin
> image must also be regenerated for the new configuraion. We need to
> build a new daisy chain .bin file inside our embedded system. I was
> trying to understand the file structure but all the descriptions of the
> bitstream structure I found in application notes don't correspond to
> the files generated by iMpact.
>
> Has anyone tried to build daisy-chain .bin file programmatically out
> from single-device .bin files? Thanks.


yes anyone has done this.

What impact does is 'merging' the slave .BIT inside the master bit by
inserting the slave .BIT as single stream that written to LOUT
register. Well at least that is how it work for serial configuration.

I have tried to configure multiply devices in chain without the LOUT
trick but with little luck, usually both master and slave release done,
but only one of them actually starts, eg GHIGH of the slave doesnt
assert.

using impact to insert the second bit inside the master bit makes the
second (slave) device also to start properly.

I bet you are (will be) facing the same problem.

inserting the slave streams into LOUT record isnt complicated but you
need to parse the .BIT files in order to write out the resulting single
binary image that you need.

Antti
http://antti-brain.com

Reply With Quote
  #3 (permalink)  
Old 07-11-2006, 07:29 AM
Guest
 
Posts: n/a
Default Re: PROM files: build .bin for daisy chain on the fly

Well, I understand I'll have to parse the file structure to be able to
rebuild it. This is what I've been doing for a couple of last days.
The problem is that Xilinx app. notes describes all the PACKETS used in
file while I still have a problem undestanding the file STRUCTURE, i.e.
why are those packets are being organized in the way they are.

Reply With Quote
  #4 (permalink)  
Old 07-11-2006, 09:33 AM
Antti
Guest
 
Posts: n/a
Default Re: PROM files: build .bin for daisy chain on the fly

[email protected] schrieb:

> Well, I understand I'll have to parse the file structure to be able to
> rebuild it. This is what I've been doing for a couple of last days.
> The problem is that Xilinx app. notes describes all the PACKETS used in
> file while I still have a problem undestanding the file STRUCTURE, i.e.
> why are those packets are being organized in the way they are.


I have a xilinx bitstream 'dump' utility that can be used to look what
impact has done.

the bitstream composition isnt complicated

Antti

Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
how to build 32X32 LUT ROM [email protected] FPGA 3 12-05-2005 06:40 AM
JTAG programming: JAM files versus ISC (IEEE1532) files [email protected] FPGA 4 06-17-2005 12:02 AM
ISP PROM's : PROM programming fails karthik FPGA 0 09-20-2004 09:21 AM
Spartan IIE daisy chain problems Jerker Hammarberg \(DST\) FPGA 1 12-12-2003 06:13 PM


All times are GMT +1. The time now is 12:01 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved