FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-14-2004, 09:32 PM
Burkhard Schermer
Guest
 
Posts: n/a
Default programming a LC5512MB using the IEEE1532 extension

Hi all,
I tried to program a Lattice CPLD LC5512MB via the Xilinx parallel cable by
using Xilinx iMPACT in batch mode with an ISC-file. The programming
perfectly worked with an empty CPLD but if the CPLD already was programmed ,
strange things was happened - all Bits was programmed with zeros. It looks
like as the ERASE OpCode in the LATTICE 1532-BSDL-file would not work.
Does somebody know a solution?

Thanks and regards
Burkhard


Reply With Quote
  #2 (permalink)  
Old 10-22-2004, 07:35 PM
Burkhard Schermer
Guest
 
Posts: n/a
Default Re: programming a LC5512MB using the IEEE1532 extension

I would like to share the following,
Lattice made available for me a new fixed version of the ISC BSDL file. With
it it's possible to program and re-program the Lattice CPLD via the Xilinx
parallel cable and WebPack (iMPACT).

Burkhard


"Burkhard Schermer" <[email protected]> schrieb im Newsbeitrag
news:[email protected]...
> Hi all,
> I tried to program a Lattice CPLD LC5512MB via the Xilinx parallel cable
> by using Xilinx iMPACT in batch mode with an ISC-file. The programming
> perfectly worked with an empty CPLD but if the CPLD already was programmed
> , strange things was happened - all Bits was programmed with zeros. It
> looks like as the ERASE OpCode in the LATTICE 1532-BSDL-file would not
> work.
> Does somebody know a solution?
>
> Thanks and regards
> Burkhard
>



Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Systemverilog array: .sum(), but not sign-extension? atass Verilog 3 11-20-2008 09:06 AM
In a function, how to I do bit-extension on temp variables: Mr. Ken Verilog 1 08-04-2006 04:12 AM
net extension in assignment chainastole Verilog 3 09-13-2005 04:53 PM
Any advice on programming XSA-50 w/ programming header pins cargopatch FPGA 0 08-02-2004 11:07 PM


All times are GMT +1. The time now is 11:58 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved