FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-26-2006, 04:51 PM
bjzhangwn
Guest
 
Posts: n/a
Default the problem when I design the udma33 interface

When I test my udma33 interface , I write the first sectors with LBA
address mode,but the datas I read from the same address are diffrent
from which I write in.

Reply With Quote
  #2 (permalink)  
Old 04-27-2006, 09:54 AM
Michael Sch÷berl
Guest
 
Posts: n/a
Default Re: the problem when I design the udma33 interface

bjzhangwn schrieb:
> When I test my udma33 interface , I write the first sectors with LBA
> address mode,but the datas I read from the same address are diffrent
> from which I write in.


I would test things in this order:

PIO identify device ... useful data?
PIO write ... PIO read ... same data?
PIO write ... UDMA read ... same data?
UDMA write ... PIO read ... same data?
UDMA write ... UDMA read ... same data?

looks like you started with the most complicated combination ...


bye,
Michael
Reply With Quote
  #3 (permalink)  
Old 04-27-2006, 12:57 PM
bjzhangwn
Guest
 
Posts: n/a
Default Re: the problem when I design the udma33 interface

Thanks,But the design don't have a cpu,the test must be all in FPGA,so
the tests are difficult,if I do this ,then the state machine will be
very complicate,The only way I can do are to test it under the UDMA
mode!

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
fifo interface design Readon Verilog 1 11-08-2007 02:29 PM
Interface Problem [email protected] FPGA 4 03-31-2006 05:10 PM
PPC405 - FPGA interface design amit FPGA 1 02-24-2006 11:46 AM
compactflash interface problem NoThisRAT FPGA 1 11-03-2004 04:17 PM
a question in the pci interface design rat FPGA 4 07-01-2004 01:49 AM


All times are GMT +1. The time now is 01:09 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved