FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-21-2006, 09:25 AM
Posts: n/a
Default problem with shift operation

I hav the follwoing simple code which does left shifting operation.

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity counter is
port (
q: inout STD_LOGIC_VECTOR (3 downto 0);
clock: in STD_LOGIC;
reset: in STD_LOGIC;
en: in STD_LOGIC
end counter;

architecture counter of counter is
signal count:std_logic_vector(3 downto 0):="0000";


if reset='0' then
elsif(clock='1') then
if en='1' then

l1: for i in 1 to 3 loop
end loop l1;

end if;
end if;
q<=count; -- The q value is not getting updated with the count
end process;

end counter;

The problem with this code is that the q(port) value is not getting
updated with count value,though count gets updated.I did single step
execution,i see the statement q<=count being executed.I used the tool
Active HDL 4.2.PLEASE HELP....

Reply With Quote
  #2 (permalink)  
Old 04-21-2006, 10:20 AM
Posts: n/a
Default Re: problem with shift operation

Instead of declaring count as signal , you declare it as variable and
check out. I think it should work. Normally the signal gets updated at
the end of the process. The use of variable is best suited for your

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Non-intrusive readback operation Pepi Verilog 5 04-27-2007 04:40 PM
Microblaze & Memory DMA operation Ram FPGA 13 10-27-2005 06:33 PM
Max freq. of operation in FPGA? CODE_IS_BAD FPGA 3 05-04-2005 06:46 AM
maximum frequency of operation mann! FPGA 0 02-27-2005 02:19 PM
Cylone Problem with Large Shift Register John FPGA 9 12-15-2004 07:03 PM

All times are GMT +1. The time now is 10:14 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved