FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-17-2009, 05:48 AM
intermilan
Guest
 
Posts: n/a
Default Problem with ML410 board ethernet

Hi,

1. Anybody success in using ethernet with xps_ll_temac (EDK 10.1, hw
driver version 1.01a)? I can't get it work in either MII mode or RGMII
mode. (GMII mode is not supported, right?) Even build a system with
bsb using MII, an web_server application (adopted from Avnet's
reference design) simply fails - can't ping the board ip. Building a
system with bsb using XPS_ethernet also fails a ping program. Neither
tx or rx led is blinking.

I try to modify core xps_ll_temac in RGMII mode, copying constraints
from 2.00a's datasheet. I can't pass timing constrains on RX data of
1ns setup and hold time. However, according to HP's RGMII spec, the
normal value for setup and hold time is more than 1ns. I relax the
timing constrain and got passed. While tx led is blinking, rx led is
dead.

Is there any problem with hardware ip? The hardware seems to be OK
since the "rgmii" reference design on Xilinx's ml410 page works. (But
the hw drive is plb_temac with a hard core wrapper).

2. I'm poring a linux to ml410. Anybody is able go use NFS? I'm git
latest linux-2.6-Xilinx kernel from xilinx.linux. Obviously, I can not
use LL_TEMAC drive, as I said above, I can't get MII or RGMII mode
work with a xps_ll_temac core. It seems the only drive I can use is
the plb_temac. However, the drive there can't get compiled.

I tried to use EDK's BSP generator to generate an alternative drive,
copying it to $linux_kernel_dir/drive/net/xilix_temac, however, I
still can't get the code compiled. I tried different EDK's linux 2.6
kernel libray versions, without any luck ...

3. I have successfully brought up a web-server program (adopted by
Digilent's reference design for X2P board) on a Digilent V4FX12 board.
Then I compiled a linux 2.4 kernel with plb_ethernet support. I
successfully ported linux on the board.

I would like to do the same for the ML410 board. I'm using
plb_ethernet 1.01 hw drive. The system is building with EDK BSB. (I
need to initially use old version like 8.2 and 9.1). Weirdly, though
the message shows that "phy reset is OK", actually I can not ping the
ip address I assigned to the ML410 board. RX led is blinking while TX
led is blind.

Anybody has any suggestion?

thanks
Wenwei Zha
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Dual rank DDR2 memory for Xilinx ML410 board louis FPGA 0 05-08-2008 12:43 PM
ML410 Board & 1GB DDR2 DIMM Problem Wren FPGA 3 09-12-2007 08:09 AM
FPGA board with multiple Ethernet connections (Gigabit Ethernet) [email protected] FPGA 1 03-28-2007 03:47 PM
FPGA board with multiple Ethernet connections (Gigabit Ethernet) [email protected] FPGA 0 03-27-2007 07:12 AM
virtex4fx board and ethernet Sandro FPGA 7 08-23-2006 08:35 PM


All times are GMT +1. The time now is 12:06 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved