FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-14-2006, 12:23 AM
chakra
Guest
 
Posts: n/a
Default Problem: Invalid Processor Version Number 0x00000000- EDK-7.1- latest service pack, ML310, bootloop, download bitsream

Hi all,

Am working on ML310 board, and EDK. I get similar problem like Xilinx
Answer database 18265, 21296, but not quite. The exact problem is in
the subject and this is what I do, to land in the problem.

A. I create a project in EDK7.1 for ML310 board

1.I initialize the bootloop for PPC405_0 (mark to initialize BRAM ),
and unmark the BRAM in the project TestApp.

2.Generate Lib, Bsp , build project/userapplication, Generate
Bitstream and update bitstream

3. When doing step 2 Software settings are :
PPC405_0:MVL linux and it has several peripherals connected to it
PPC405_1: stand alone

4.when I open XMD before downloading the bootloop(download.bit, created
after "update bitstream" command), it recognizes the ppc target.id=0

5.when i download the bootloop(download.bit), and open XMD it doesnot
recognize the ppc Target.saying it has Invalid Processor Version No
0x00000000

Can anyone tell me where i am going wrong? I appreciate all the help.

With warm regards,
Chakra.

Reply With Quote
  #2 (permalink)  
Old 04-24-2006, 02:42 AM
chakra
Guest
 
Posts: n/a
Default Re: Problem: Invalid Processor Version Number 0x00000000- EDK-7.1- latest service pack, ML310, bootloop, download bitsream

any suggestions in this regard?

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Modelsim XE, what's the latest version? Frank FPGA 17 10-20-2005 03:00 AM
Modelsim XE, what's the latest version? Frank Verilog 16 10-20-2005 03:00 AM
edk service pack download bassos FPGA 0 09-13-2005 10:56 PM
ISE 7.1 Service Pack 2 - Ready yet? Jeremy Stringer FPGA 10 06-26-2005 03:52 AM


All times are GMT +1. The time now is 05:02 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved