FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-21-2006, 08:30 PM
Guest
 
Posts: n/a
Default Potential problem w/EDK's Microblaze and the Spartan-3E Starter Kit?

Hello,

I've recently acquired a Spartan-3E Starter Kit (RevD) and am new to
the world of FPGAs and logic design. I've been experimenting with EDK
trying to get a test design working on my board when I ran into a
problem. I can use the wizard to create a simple MicroBlaze design
with a small amount of cache and a DDR SDRAM memory controller that
builds and downloads to the device without a problem.

However, when I attempt to run the either the memory or peripheral test
applications, built in the TestApp_(name) folders, the debugger
reports a pipeline stall. The memory testapp reports the stall when
the PC is at 0x000004bc. I investigated the contents of this address
and its the LWI opcode. The peripheral test stalls at 0x22000000,
which contains a zero.

Pastebin link to memory test: http://pastebin.com/810943

My question is: should I be concerned at all that my wizard-create
microblaze configuration isn't working? I have a feeling its not a
drop-in and go type of deal, and I need to modify the HDL, but the fact
that everything worked fine until the design actually ran real software
has me a bit paranoid that perhaps my board is defective somehow.

I am really just looking for something that would let me test out the
board's capabilities, so if anyone wants to point me in the right
direction it would be much appreciated.

Reply With Quote
  #2 (permalink)  
Old 10-21-2006, 08:51 PM
Antti
Guest
 
Posts: n/a
Default Re: Potential problem w/EDK's Microblaze and the Spartan-3E Starter Kit?

[email protected] wrote:
> Hello,
>
> I've recently acquired a Spartan-3E Starter Kit (RevD) and am new to
> the world of FPGAs and logic design. I've been experimenting with EDK
> trying to get a test design working on my board when I ran into a
> problem. I can use the wizard to create a simple MicroBlaze design
> with a small amount of cache and a DDR SDRAM memory controller that
> builds and downloads to the device without a problem.
>
> However, when I attempt to run the either the memory or peripheral test
> applications, built in the TestApp_(name) folders, the debugger
> reports a pipeline stall. The memory testapp reports the stall when
> the PC is at 0x000004bc. I investigated the contents of this address
> and its the LWI opcode. The peripheral test stalls at 0x22000000,
> which contains a zero.


get some working reference design and proceed from there
the wizard generated systems dont always work

you find some designs at xilinx website
and www.petalogix.com
has an uclinux ready MB system design for the se3sk board

Antti
http://groups.google.com/group/virtex5

Reply With Quote
  #3 (permalink)  
Old 10-22-2006, 04:05 PM
John Adair
Guest
 
Posts: n/a
Default Re: Potential problem w/EDK's Microblaze and the Spartan-3E Starter Kit?

Not written for the S3E starter kit but might be useful is our EDK lab
here http://www.enterpoint.co.uk/techitips/techitips.html.

John Adair
Enterpoint Ltd.

Antti wrote:
> [email protected] wrote:
> > Hello,
> >
> > I've recently acquired a Spartan-3E Starter Kit (RevD) and am new to
> > the world of FPGAs and logic design. I've been experimenting with EDK
> > trying to get a test design working on my board when I ran into a
> > problem. I can use the wizard to create a simple MicroBlaze design
> > with a small amount of cache and a DDR SDRAM memory controller that
> > builds and downloads to the device without a problem.
> >
> > However, when I attempt to run the either the memory or peripheral test
> > applications, built in the TestApp_(name) folders, the debugger
> > reports a pipeline stall. The memory testapp reports the stall when
> > the PC is at 0x000004bc. I investigated the contents of this address
> > and its the LWI opcode. The peripheral test stalls at 0x22000000,
> > which contains a zero.

>
> get some working reference design and proceed from there
> the wizard generated systems dont always work
>
> you find some designs at xilinx website
> and www.petalogix.com
> has an uclinux ready MB system design for the se3sk board
>
> Antti
> http://groups.google.com/group/virtex5


Reply With Quote
  #4 (permalink)  
Old 10-22-2006, 04:33 PM
Antti
Guest
 
Posts: n/a
Default Re: Potential problem w/EDK's Microblaze and the Spartan-3E Starter Kit?

John Adair wrote:
> Not written for the S3E starter kit but might be useful is our EDK lab
> here http://www.enterpoint.co.uk/techitips/techitips.html.
>
> John Adair
> Enterpoint Ltd.


the OP had issues with DDR RAM, I dont see any help for
that issue at your pages, or do you?

Antti
http://groups.google.com/group/virtex5

Reply With Quote
  #5 (permalink)  
Old 10-23-2006, 11:00 AM
Guru
Guest
 
Posts: n/a
Default Re: Potential problem w/EDK's Microblaze and the Spartan-3E Starter Kit?

I know that memory address for OPB_DDR is not generated properly for
rev D board. Rev D board has 64MB of DDR, but the address is set to
32MB (as for rev C)! Edit manually the system.mhs at opb_ddr, for
example:
PARAMETER C_MEM0_BASEADDR = 0x22000000
PARAMETER C_MEM0_HIGHADDR = 0x23ffffff

I don't know if this is your problem, but it is definatelly an error
produced by BSB.

Cheers,

Guru


[email protected] wrote:
> Hello,
>
> I've recently acquired a Spartan-3E Starter Kit (RevD) and am new to
> the world of FPGAs and logic design. I've been experimenting with EDK
> trying to get a test design working on my board when I ran into a
> problem. I can use the wizard to create a simple MicroBlaze design
> with a small amount of cache and a DDR SDRAM memory controller that
> builds and downloads to the device without a problem.
>
> However, when I attempt to run the either the memory or peripheral test
> applications, built in the TestApp_(name) folders, the debugger
> reports a pipeline stall. The memory testapp reports the stall when
> the PC is at 0x000004bc. I investigated the contents of this address
> and its the LWI opcode. The peripheral test stalls at 0x22000000,
> which contains a zero.
>
> Pastebin link to memory test: http://pastebin.com/810943
>
> My question is: should I be concerned at all that my wizard-create
> microblaze configuration isn't working? I have a feeling its not a
> drop-in and go type of deal, and I need to modify the HDL, but the fact
> that everything worked fine until the design actually ran real software
> has me a bit paranoid that perhaps my board is defective somehow.
>
> I am really just looking for something that would let me test out the
> board's capabilities, so if anyone wants to point me in the right
> direction it would be much appreciated.


Reply With Quote
  #6 (permalink)  
Old 10-23-2006, 11:19 AM
Guru
Guest
 
Posts: n/a
Default Re: Potential problem w/EDK's Microblaze and the Spartan-3E Starter Kit?

Sorry this is not the right:
> PARAMETER C_MEM0_BASEADDR = 0x22000000
> PARAMETER C_MEM0_HIGHADDR = 0x23ffffff

This are the original settings.

Do it like:
> PARAMETER C_MEM0_BASEADDR = 0x00000000
> PARAMETER C_MEM0_HIGHADDR = 0x03FFFFFF


Cheers,

Guru

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Spartan-3 starter kit strange problem jmariano FPGA 2 06-22-2006 01:43 PM
ESL and Spartan Starter Kit Nirav Raval FPGA 0 05-02-2006 05:19 PM
Digilent Spartan-3 Starter Kit w/ JTAG-USB Problem/Solution Scott M. Kroll FPGA 14 03-16-2006 03:58 AM
To Xilinx: Problem with Digilent Spartan III Starter Kit Documentation Rob Gaddi FPGA 2 05-13-2005 06:46 PM
Spartan 3L - misleading info to potential customers Luc FPGA 4 11-24-2004 04:32 PM


All times are GMT +1. The time now is 03:31 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved