FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-27-2006, 12:42 AM
Jim Granville
Guest
 
Posts: n/a
Default Potential of the CELL Processor for Scientific Computing

This was just posted in c.a.e, but could have potential for fast
simulation times in FPGA developments ?

I presume the delay-simulations are OK with single precision 32 bit
floats ?

PDF article: http://www.cs.berkeley.edu/%7Esamw/p.../cell/CF06.pdf

web article: http://www.hpcwire.com/hpc/671376.html

With these speeds, it also looks like a nice device to put alongside a
FPGA....

-jg

Reply With Quote
  #2 (permalink)  
Old 05-27-2006, 10:53 AM
Guest
 
Posts: n/a
Default Re: Potential of the CELL Processor for Scientific Computing

Jim Granville <[email protected]> wrote:
> This was just posted in c.a.e, but could have potential for fast
>simulation times in FPGA developments ?


> I presume the delay-simulations are OK with single precision 32 bit
>floats ?


>PDF article: http://www.cs.berkeley.edu/%7Esamw/p.../cell/CF06.pdf


>web article: http://www.hpcwire.com/hpc/671376.html


>With these speeds, it also looks like a nice device to put alongside a
>FPGA....


Now we only need a parts supplier to start constructing with the cell cpu..

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Multi threaded processor comparison with single thread processor designer Verilog 1 05-18-2007 03:26 PM
Call for Papers: The 2006 IAENG International Workshop on Scientific Computing and Computational Statistics [email protected] FPGA 0 12-27-2005 04:58 AM
sharing a common resource... potential problems... CODE_IS_BUG FPGA 2 04-22-2005 10:40 AM
Potential Uses of Atmel FPSLIC Devices? Stephen Dcombe FPGA 3 03-17-2005 12:18 PM
Spartan 3L - misleading info to potential customers Luc FPGA 4 11-24-2004 03:32 PM


All times are GMT +1. The time now is 03:05 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved