FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-21-2005, 06:13 AM
Guest
 
Posts: n/a
Default Post Translate Timing

Greetings,

I have a situation where Post Translate timing is significantly
different from behavioral/RTL simulation. I am not not speaking of
simple delays, the outputs/data are different than what they should be.


What is interesting is that the design works on the FPGA board.
I implemented a serial port in loopback mode in Xilinx, if I type a
character on Hyperterm I get the same returned from the FPGA.

I have set timing constraints but to no effect.

YZ

Reply With Quote
  #2 (permalink)  
Old 06-21-2005, 02:12 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Post Translate Timing

[email protected] wrote:

> I have a situation where Post Translate timing is significantly
> different from behavioral/RTL simulation. I am not not speaking of
> simple delays, the outputs/data are different than what they should be.


Gate level sims are more complex than functional.
I expect your error is here.
However, if static timing is ok and the thing works
I wouldn't bother performing or debuging a gate sim.

-- Mike Treseler
Reply With Quote
  #3 (permalink)  
Old 06-21-2005, 07:10 PM
Vladislav Muravin
Guest
 
Posts: n/a
Default Re: Post Translate Timing

This is common to have a gate-level problems whi;le the design is working on
the board.
If your design is not high-speed and your statis timing analysis is alright,
then running gate-level simulation is really almost meaningless, as this is
FPGA and not ASIC.

Vladislav

<[email protected]> wrote in message
news:[email protected] oups.com...
> Greetings,
>
> I have a situation where Post Translate timing is significantly
> different from behavioral/RTL simulation. I am not not speaking of
> simple delays, the outputs/data are different than what they should be.
>
>
> What is interesting is that the design works on the FPGA board.
> I implemented a serial port in loopback mode in Xilinx, if I type a
> character on Hyperterm I get the same returned from the FPGA.
>
> I have set timing constraints but to no effect.
>
> YZ
>



Reply With Quote
  #4 (permalink)  
Old 06-22-2005, 08:12 AM
Bert Cuzeau
Guest
 
Posts: n/a
Default Re: Post Translate Timing

[email protected] wrote:

> Greetings,
>
> I have a situation where Post Translate timing is significantly
> different from behavioral/RTL simulation. I am not not speaking of
> simple delays, the outputs/data are different than what they should be.
>
>
> What is interesting is that the design works on the FPGA board.
> I implemented a serial port in loopback mode in Xilinx, if I type a
> character on Hyperterm I get the same returned from the FPGA.
>
> I have set timing constraints but to no effect.
>
> YZ
>


In a real design where correctness matters, I wouldn't discard
this discrepancy without taking a closer look...

It could mean that your design does't work at worst case timing,
or it could hide some unwelcome asynchronous feature or incorrect
clock domain crossing etc...
A couple of characters through Hyperterminal is not a good "proof"
of design correctness.
If you use Quartus, you could take a look at the Design Assistant's
report, or investigate the problem a bit further.
A potential error might create havoc much later.

Bert Cuzeau

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Post Synthesis and Post Place/Rout Simulation [email protected] Verilog 1 12-04-2007 11:59 PM
translate verilog2001 to verilog1995 bullfrog Verilog 3 11-09-2005 02:46 AM
will translate your c code into verilog for food [email protected] Verilog 4 07-05-2005 03:48 AM
MXE post-translate simulation problem Saurabh Chhabra FPGA 0 10-10-2004 09:32 PM
Problem with timing in post PAR with Xilinx Virtex II Steven FPGA 0 09-09-2004 08:30 PM


All times are GMT +1. The time now is 06:08 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved