FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-14-2007, 07:56 PM
Guest
 
Posts: n/a
Default post translate and post PAR problems with XST and Modelsim

I am trying to do a Virtex4 design, I have completed the post
synthesis (XST) simulations in Modelsim - everything appears fine.
When I run the PAR and simulate the generated model. I get all zeros
on the output. None of the registers in the desing appear to be
loading. I have specified the timing constraints for the period of the
clock (only that constraint). Is there something I may be forgetting
to do? My desing is runnig at 125Mhz.

Thanks

Reply With Quote
  #2 (permalink)  
Old 09-17-2007, 04:13 PM
Gabor
Guest
 
Posts: n/a
Default Re: post translate and post PAR problems with XST and Modelsim

On Sep 14, 1:56 pm, [email protected] wrote:
> I am trying to do a Virtex4 design, I have completed the post
> synthesis (XST) simulations in Modelsim - everything appears fine.
> When I run the PAR and simulate the generated model. I get all zeros
> on the output. None of the registers in the desing appear to be
> loading. I have specified the timing constraints for the period of the
> clock (only that constraint). Is there something I may be forgetting
> to do? My desing is runnig at 125Mhz.
>
> Thanks



The post P&R simulation model contains a GSR (global set/reset)
signal which defaults to 100 nS assertion after power-on and
overrides all other logic set/reset functions. If your stimulation
relies on logic to be function before this 100 nS period is over,
you can have problems. If you don't want to change your stimulus
it is possible to driver the GSR signal yourself to reduce the
pulse width.

HTH,
Gabor

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Post Synthesis and Post Place/Rout Simulation [email protected] Verilog 1 12-04-2007 11:59 PM
Bit order reversed in Xilinx post-translate simulation Jhlw FPGA 1 10-26-2006 07:42 PM
Post Translate Timing [email protected] FPGA 3 06-22-2005 08:12 AM
Xilinx BRAM FIFO problems ModelSim Post Place and Route Brad Smallridge FPGA 3 02-14-2005 08:13 PM
MXE post-translate simulation problem Saurabh Chhabra FPGA 0 10-10-2004 09:32 PM


All times are GMT +1. The time now is 12:12 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved