Post synthesis/NGD simulation
 

A demo vhdl project with IP stack DUT:

To go to Post synthesis/NGD simulation using VHDL net-list and GHDL free simulator : post ngd simulation VHDL .
To go to Post synthesis/NGD simulation using verilog net-list and icarus free simulator : post ngd simulation verilog .

h---://bknpk.no-ip.biz/my_web/IP_STACK/synt_ngd_1.html