FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   FPGA (http://www.fpgacentral.com/group/forumdisplay.php?f=14)
-   -   ports of multidimentional arrays in verilog. (http://www.fpgacentral.com/group/showthread.php?t=58531)

CMOS 05-03-2006 07:37 PM

ports of multidimentional arrays in verilog.
 
hi,

using verilog how to write a module which has an inpput port for an
array of 8 bit signals and how to write a test bench for it.

thank you.
CMOS


John_H 05-04-2006 02:35 AM

Re: ports of multidimentional arrays in verilog.
 
Write it as several 8-bit vectors or as one n*8 bit vector. You can't pass
arrays in Verilog or Verilog2001.
There's also comp.lang.verilog.

"CMOS" <[email protected]> wrote in message
news:[email protected] oups.com...
> hi,
>
> using verilog how to write a module which has an inpput port for an
> array of 8 bit signals and how to write a test bench for it.
>
> thank you.
> CMOS
>




Jeff Brower 05-04-2006 04:18 AM

Re: ports of multidimentional arrays in verilog.
 
CMOS-

> using verilog how to write a module which has an inpput port for an
> array of 8 bit signals and how to write a test bench for it.


Wait until you try to initialize your arrays. Try this search in
Google Groups:

initializing array of registers in XST group:comp.arch.fpga

It has been suggested that RAMs in general work better and are more
flexible than arrays or registers or wires. I'm not sure though on
whether it's possible to pass a RAM or RAM "base address" to a module.

-Jeff



All times are GMT +1. The time now is 01:34 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved