FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-17-2004, 01:49 AM
jacobo
Guest
 
Posts: n/a
Default Please, I need help with a mpeg layer 1 decoder in vhdl

I need to make a mpeg layer1 decoder description in vhdl and I don't
find any information.

Can somebody help me?
Reply With Quote
  #2 (permalink)  
Old 05-17-2004, 02:50 AM
Bob Perlman
Guest
 
Posts: n/a
Default Re: Please, I need help with a mpeg layer 1 decoder in vhdl

On 16 May 2004 17:49:22 -0700, [email protected] (jacobo) wrote:

>I need to make a mpeg layer1 decoder description in vhdl and I don't
>find any information.
>
>Can somebody help me?


1) Go to Google.

2) Type:
mpeg decoder VHDL

3) Hit "Enter" key.

Bob Perlman
Cambrian Design Works
Reply With Quote
  #3 (permalink)  
Old 05-17-2004, 03:12 AM
Bob
Guest
 
Posts: n/a
Default Re: Please, I need help with a mpeg layer 1 decoder in vhdl


"Bob Perlman" <[email protected]> wrote in message
news:[email protected]
> On 16 May 2004 17:49:22 -0700, [email protected] (jacobo) wrote:
>
> >I need to make a mpeg layer1 decoder description in vhdl and I don't
> >find any information.
> >
> >Can somebody help me?

>
> 1) Go to Google.
>
> 2) Type:
> mpeg decoder VHDL
>
> 3) Hit "Enter" key.
>
> Bob Perlman
> Cambrian Design Works




Bob,

I tried your suggestion, too, about Google. It really worked. Thanks for
letting loose of this secret. From now on, I won't have to rely on others to
do the work that I can do for myself.

It's like the old saying goes:

Give a man a fire and he'll be warm for a day.
Set a man afire and he'll be warm for the rest of his life.

Regards,
Bob


Reply With Quote
  #4 (permalink)  
Old 05-17-2004, 09:05 AM
jacobo
Guest
 
Posts: n/a
Default Re: Please, I need help with a mpeg layer 1 decoder in vhdl

You think that it works?
I'm looking for the vhdl description.
Have you a direct link??????(It isn't so simple.)
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ANN: SystemVerilog DPI C Layer Tutorial on Project VeriPage Swapnajit Mittra Verilog 0 03-27-2005 07:14 PM
DPI layer [email protected] Verilog 3 12-17-2004 10:59 PM
Firewire (IEEE 1394a) link layer IP block? Stephen Glow FPGA 0 01-30-2004 04:25 PM


All times are GMT +1. The time now is 12:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved