FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-15-2003, 11:02 PM
paraag
Guest
 
Posts: n/a
Default PIN naming confusion xilinx spartan 2E XC2S200E

Hi I was trying to program a digilent board featuring xilinx spartan
2E XC2S200E Fpga ...the problem lies with the pin naming. According to
the digilaent manuals the pins are numbered from 1 to 208 where as the
constraints editor in ISE 6.1 the PACE software names this same FPGA
as A1,A2....etc to T16....

My problems comes as I donot know which pin is which so that i can
perform some in/out operations with an expansion board.

please help me with thius
Thanks
Paraag
UNC CHARLOTTE
Reply With Quote
  #2 (permalink)  
Old 12-16-2003, 04:25 AM
Sandeep Kulkarni
Guest
 
Posts: n/a
Default Re: PIN naming confusion xilinx spartan 2E XC2S200E

Hi Paraag,
Probably you have selected a FG package in your project and that on the
board is a PQ208.

Sandeep
"paraag" <[email protected]> wrote in message
news:[email protected] om...
> Hi I was trying to program a digilent board featuring xilinx spartan
> 2E XC2S200E Fpga ...the problem lies with the pin naming. According to
> the digilaent manuals the pins are numbered from 1 to 208 where as the
> constraints editor in ISE 6.1 the PACE software names this same FPGA
> as A1,A2....etc to T16....
>
> My problems comes as I donot know which pin is which so that i can
> perform some in/out operations with an expansion board.
>
> please help me with thius
> Thanks
> Paraag
> UNC CHARLOTTE



Reply With Quote
  #3 (permalink)  
Old 12-16-2003, 09:37 AM
Will
Guest
 
Posts: n/a
Default Re: PIN naming confusion xilinx spartan 2E XC2S200E

Paraag,
The user manual page 7 describes the mapping between the connector pins
and the Spartan 2E pins.
Will


[email protected] (paraag) wrote in message news:<[email protected] com>...
> Hi I was trying to program a digilent board featuring xilinx spartan
> 2E XC2S200E Fpga ...the problem lies with the pin naming. According to
> the digilaent manuals the pins are numbered from 1 to 208 where as the
> constraints editor in ISE 6.1 the PACE software names this same FPGA
> as A1,A2....etc to T16....
>
> My problems comes as I donot know which pin is which so that i can
> perform some in/out operations with an expansion board.
>
> please help me with thius
> Thanks
> Paraag
> UNC CHARLOTTE

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SystemVerilog: can't use hierarchical naming from within a package? mrfirmware Verilog 5 10-16-2008 07:17 PM
Xilinx ISE 6.3 confusion for CPLD logic [email protected] Verilog 3 02-22-2006 06:47 AM
Xilinx tsi report confusion Denis FPGA 0 10-24-2003 02:58 AM


All times are GMT +1. The time now is 06:25 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved